


## 8.5-10.5 GHz Low Noise Amplifier

### Features

- ◆ Frequency Range : 8.5-10.5 GHz
- ◆ Low Noise Figure < 1.5 dB
- ◆ 26 dB nominal gain
- ◆ 17 dBm P<sub>1dB</sub>
- ◆ High IP3
- ◆ Input Return Loss > 10 dB
- ◆ Output Return Loss > 10 dB
- ◆ DC decoupled input and output
- ◆ 0.15 μm InGaAs pHEMT Technology
- ◆ Chip dimension: 3.0 x 3.0 x 0.1 mm

### Functional Diagram



### Typical Applications

- ◆ RADAR
- ◆ Military
- ◆ Test Equipment and sensors
- ◆ Point-to-Point Radios, Point-to-Multi-Point Radios & VSATS

### Description

The ASTRA 2142023 is a three stage ultra low noise amplifier that operates from 8.5-10.5 GHz. The LNA features 26 dB gain and has a typical mid-band noise figure of 1.3 dB. The LNA has nominal input/output return losses of 10 dB. The nominal P<sub>1dB</sub> is 17 dBm.

Self bias technique has been employed to facilitate single supply operation. Circuit ground is provided through vias to backside metallization. The ASTRA 2142023 performs well as a low noise amplifier in receive applications and as a driver or buffer amplifier where high gain, excellent linearity and low power consumption are important.

### Absolute Maximum Ratings<sup>1</sup>

Parameter	Absolute Maximum	Units
Drain bias voltage (Vd)	+6	volts
RF input power	+10	dBm
Operating temperature	-50 to +85	°C
Storage Temperature	-65 to +150	°C

1. Operation beyond these limits may cause permanent damage to the component

**Electrical Specifications @  $T_A = 25^\circ\text{C}$ ,  $V_{d1} = 2\text{V}$ ,  $V_{d2} = V_{d3} = 4\text{V}$   $Z_o = 50\ \Omega$** 


Parameter	Typ	Units
Frequency Range	8.5-10.5	GHz
Gain	26	dB
Gain Flatness	$\pm 2$	dB
Noise Figure	1.5	dB
Input Return Loss	10	dB
Output Return Loss	10	dB
Output Power (P1dB)	+17	dBm
Saturated Output Power (Psat)	+20	dBm
Output Third Order Intercept (IP3)	27	dBm
Supply Current (Id) ( $V_{d1} = 2\text{V}$ , $V_{d2} = V_{d3} = 4\text{V}$ )	75	mA

**Note:**


1. Electrical performance from test fixture measurements

**Test fixture data**

$V_{d1}=2V$ ,  $V_{d2}=V_{d3}=4V$ , Total Current = 75ma,  $T_A = 25^\circ C$



**Test fixture data**

$V_{d1}=2V$ ,  $V_{d2} = V_{d3} = 4V$ , Total Current = 75ma,  $T_A = 25^\circ C$




**Test fixture data**

$Vd1=2V$ ,  $Vd2 = Vd3 = 4V$ , Total Current =75ma,  $T_A = 25^\circ C$




**Test fixture data**

$Vd1=2V$ ,  $Vd2 = Vd3 = 4V$ , Total Current =75ma,  $T_A = 25^\circ C$




**Test fixture data**

*Vd1 = 2V, Vd2 = Vd3 = 4V. Total Current = 75ma, Gain Compression and P1dB measured at 9 GHz, T<sub>A</sub> = 25 °C*



**Pout at 1 dB compression = 17 dBm**

## Mechanical Characteristics




**Units: Millimeters [Inches]**

**All RF and DC bond pads are 100µm x 100µm**

**Note:**

- Pad 1 : RF in**
- Pad 2 : VG1 (Source grounding)**
- Pad 3 : VG3 (Source grounding)**
- Pad 4 : RF OUT**
- Pad 5 : VD3 (2V)**
- Pad 6 : VD2 (4V)**
- Pad 7 : VG2 (Source grounding)**
- Pad 8 : VD3 (4V)**
- Pad 9 : VG1 (optional)**

## Recommended Assembly Diagram



### Note:

1. Two 1 mil (0.0254mm) bond wires of minimum length should be used for RF input and output.
2. Two 1 mil (0.0254mm) bond wires of minimum length should be used from chip bond pad to 100pF capacitor.
3. Input and output 50 ohm lines are on 5 mil substrate.
4. 0.1  $\mu$ F capacitors may be additionally used as a second level of bypass for reliable operation.

**Die attach:** Use AuSn (80/20) 1-2 mil. Preform solder.

**Wire bonding:** For DC pad connections use either ball or wedge bonds. For best RF performance, use of 150 - 200 $\mu$ m length of wedge bonds is advised. Ball bonds are also acceptable.



***GaAs MMIC devices are susceptible to Electrostatic discharge. Proper precautions should be observed during handling, assembly & testing***

All information and Specifications are subject to change without prior notice