


5 – 6.3 GHz 2 Watt Power Amplifier

Features

- ◆ Frequency Range : 5 – 6.3GHz
- ◆ 33 dBm output P1dB
- ◆ 25 dB Power gain
- ◆ 30% PAE
- ◆ High IP3
- ◆ Input Return Loss > 10 dB
- ◆ Output Return Loss > 15 dB
- ◆ Dual bias operation
- ◆ No external matching required
- ◆ DC decoupled input and output
- ◆ 0.5 μm InGaAs pHEMT Technology
- ◆ Chip dimension: 2.5 x 2.4 x 0.1 mm

Functional Diagram



Typical Applications

- ◆ RADAR
- ◆ Military & space
- ◆ LMDS, VSAT

Description

The AMT2134021 is a C-band Power amplifier with 33dBm power output. The PA uses 2 stages of amplification and operates in 5 – 6.3 GHz frequency range. The PA features 25 dB of gain with input and output return losses of 10 dB and 15 dB respectively. The PA has a high IP3 of 43dBm and 30% PAE. This feature enables it to be used in the applications requiring efficiency along with linearity. The chip operates with dual bias supply voltage. The die is fabricated using a reliable 0.5 μm InGaAs pHEMT technology. The Circuit grounds are provided through vias to the backside metallization.

Absolute Maximum Ratings ⁽¹⁾

Parameter	Absolute Maximum	Units
Drain bias voltage (Vd)	+10	volts
Drain current (Idq)	1.1	A
RF input power (RFin at Vd=9V)	26	dBm
Operating temperature	-50 to +85	°C
Storage Temperature	-65 to +150	°C



1. Operation beyond these limits may cause permanent damage to the component



Electrical Specifications ⁽¹⁾@ T_A = 25 °C, V_{d1} = V_{d2} = 8V, V_{g1} = V_{g2} = -1V Z_o = 50 Ω

Parameter	Typ.	Units
Frequency Range	5 – 6.3	GHz
Gain	25	dB
Gain Flatness	+/-0.5	dB
Output Power (P1 dB)	33	dBm
Input Return Loss	10	dB
Output Return Loss	15	dB
Saturated output power (Psat)	34	dBm
Output Third Order Intercept (IP3)	43	dBm
Power Added Efficiency (PAE)	30%	--
Supply Current (I _{dq})	800	mA
Supply Current (I _{dsat})	1000	mA


Note:

1. T_B – MMIC base temperature
2. Measured at output 1dB compression point
3. Operating current should be present in between I_{dq} and I_{dsat}.

Test fixture data
 $V_{d1} = V_{d2} = 8V, V_{g1} = V_{g2} = -1V, \text{Total Current} = 800mA, T_A = 25^\circ C$


Test fixture data
 $V_{d1} = V_{d2} = 8V, V_{g1} = V_{g2} = -1V, \text{Total Current} = 800mA, T_A = 25^\circ C$


Bond Pad Locations




Units: millimeters (inches)

Note:

1. All RF and DC bond pads are 100 μ m x 100 μ m
2. Pad no. 1 : RF IN
3. Pad no. 3 : 1st stage drain voltage(V_{d1})
4. Pad no. 9 : RF Output
5. Pad no. 7,12 : 2nd stage drain voltage(V_{d2})
6. Pad no. 5,13 : 2nd stage gate voltage(V_{g2})
7. Pad no. 15 : 1st stage gate voltage (V_{g1})

Recommended Assembly Diagram



Note :

1. Two 1 mil (0.0254mm) bond wires of minimum length should be used for RF input and output.
2. Two 1 mil (0.0254mm) bond wires of minimum length should be used from chip bond pad to 100pF capacitor.
3. Input and output 50 ohm lines are on 5 mil RT Duroid substrate
4. 0.1 μ F capacitors may be additionally used as a second level of bypass for reliable operation
5. The RF input & output ports are DC decoupled on-chip.
6. Proper heat sink like Copper tungsten or copper molybdenum to be used for better reliability of chip

Die attach: For Epoxy attachment, use of a two-component conductive epoxy is recommended. An epoxy fillet should be visible around the total die periphery. If Eutectic attachment is preferred, use of fluxless AuSn (80/20) 1-2 mil thick preform solder is recommended. Use of AuGe preform should be strictly avoided.

Wire bonding: For DC pad connections use either ball or wedge bonds. For best RF performance, use of 150 - 200 μ m length of wedge bonds is advised. Single Ball bonds of 250-300 μ m though acceptable, may cause a deviation in RF performance.



GaAs MMIC devices are susceptible to Electrostatic discharge. Proper precautions should be observed during handling, assembly & testing

All information and Specifications are subject to change without prior notice